

MOS INTEGRATED CIRCUIT μ PD72001-11, 72001-A8

MULTI-PROTOCOL SERIAL CONTROLLERS

DESCRIPTION

The μ PD72001-11 is an MPSC (Multi-Protocol Serial Controller) which is a general-purpose communication LSI equipped with two sets of bidirectional parallel/serial converter circuits for data communication. This controller has a transmitter function to convert the parallel data output by a data terminal into serial data and transmit this data to a data transmission system such as a modem, and a receiver function to convert the serial data output by the data transmission system into parallel data.

The MPSC can be used with data communications equipment with a variety of communication modes such as the generally and widely used start-stop synchronization mode, and the HDLC mode which is used for high-speed communication.

The μ PD72001-A8 is a low-voltage model.

For this product, the following documents are separately available. Read these documents as well as this Data Sheet.

• User's Manual (S12472E)

Application Notes
 {
 (I) (S12753E)
 (II) (On preparation)
 (III) (On preparation)

FEATURES

- Two sets of parallel/serial circuits supporting three modes: start-stop synchronization, character synchronization, and bit synchronization modes
 - → Easy application to a system supporting two or more communication protocols such as a protocol converter or ISDN terminal adapter
- DPLL (Digital Phase Locked Loop), baud rate generator, and crystal oscillation circuit for transmission/reception clock
 - → Helps reduce cost by decreasing the number of external circuits
- Many variations with power-saving features and small package size
 - → Easy application to portable terminals and high-accuracy portable terminals

The features common to the μ PD72001-11 and 72001-A8 are explained as the features of the MPSC in this document.

The information in this document is subject to change without notice.



ORDERING INFORMATION

Part Number	Package	
μPD72001C-11	40-pin plastic DIP (600 mil)	
μPD72001G-11-22	44-pin plastic QFP (10 \times 10 mm) (resin thickness: 1.45 mm)	
μPD72001GC-11-3B6	52-pin plastic QFP (14 \times 14 mm) (resin thickness: 2.7 mm)	
μPD72001L-11	52-pin plastic QFJ (750 \times 750 mil)	
μPD72001C-A8	40-pin plastic DIP (600 mil)	
μPD72001G-A8-22	44-pin plastic QFP (10 \times 10 mm) (resin thickness: 1.45 mm)	
μPD72001GC-A8-3B6	52-pin plastic QFP (14 \times 14 mm) (resin thickness: 2.7 mm)	

2

SPECIFICATIONS


Item Specifications Part number μPD72001-11 μPD72001-A8 Supply voltage 5 V ±10 % $3.3 \text{ V} \pm 0.3 \text{ V}$ System clock frequency 11 MHz MAX. 8 MHz MAX. (at $T_A = -10$ to +70 °C) 7.14 MHz MAX. (at $T_A = -40$ to +85 °C) Maximum transfer rate 2.2 Mbps 1.6 Mbps (at $T_A = -10$ to +70 °C) 1.43 Mbps (at $T_A = -40$ to +85 °C) **Process** CMOS Internal circuit Parallel/serial converter circuit: Full-duplex channel \times 2 Transmit buffer: Double Receive buffer: Quadruple Interrupt control function DMA request signal output: 2 for transmission, 2 for reception Overrun error detection **DPLL** Baud rate generator Crystal oscillation circuit for transmission/reception clock generation Self-loopback test function Standby function General-purpose I/O pin: 4 pins × 2 Communication protocol Start-stop Character bit length: 5, 6, 7, 8 synchronization Stop bit length: 1, 1.5, 2 Clock rate: \times 1, \times 16, \times 32, \times 64 Parity generation, check Framing error detection Break generation, detection COP Operation mode: Mono-sync, Bi-sync, External sync (Character Character bit length: 5, 6, 7, 8 Oriented SYNC character bit length: 6, 8 Protocol) Character synchronization: Internal/external BCS (Block Check Sequence) generation, check: CRC-16 **CRC-CCITT** Parity generation, check SYNC character automatic transmission, detection, rejection Operation mode: **BOP** (Bit Oriented HDLC (High-level Data Link Control) Protocol) SDLC (Synchronous Data Link Control) SDLC Loop Flag transmission, detection Zero insertion, rejection Address field detection (1 byte) FCS (Frame Check Sequence) generation, detection Short frame detection Abort automatic transmission, detection Idle detection Go Ahead detection Transmit number data control Processing data format Encode/decode of NRZ (Non-Return to Zero) Encode/decode of NRZI (Non-Return to Zero Inverted) Encode/decode of FM (Frequency Modulation) Decode in Manchester mode

*


 \star

PIN CONFIGURATION (Top View)

• 40-pin plastic DIP (600 mil) : μ PD72001C-11, μ PD72001C-A8




• 44-pin plastic QFP (10 \times 10 mm) : μ PD72001G-11-22, μ PD72001G-A8-22



IC: Internally Connected (Leave this pin unconnected)


• 52-pin plastic QFP (14 \times 14 mm) : μ PD72001GC-11-3B6, μ PD72001GC-A8-3B6




NC: No Connection

IC: Internally Connected (Leave this pin unconnected.)

• 52-pin plastic QFJ (750 \times 750 mil) : μ PD72001L-11



NEC.



1. PIN FUNCTIONS

The functions of the MPSC can be broadly classified into "system interface functions" that control interfacing with the host system, and "transmission/reception functions" to transmit or receive data. This section explains the functions of the pins of the MPSC by classifying the pins into those related to system interfacing and those related to transmission and reception.

Hereafter, "H" (voltage level satisfying V_{IH} in the case of an input pin, or voltage level satisfying V_{OH} in the case of an output pin) and "L" (voltage level satisfying V_{IL} in the case of an input pin, or voltage level satisfying V_{OL} in the case of an output pin) are used to indicate the input/output status of a pin.

1.1 Pins Related to System Interface

- (1) V_{DD} Supply voltage pin
- (2) GND GND pin
- (3) RESET ... Input

This pin inputs a signal from an external device to reset the MPSC. When "L" is input to this pin for the duration of 2 clock cycles (2tcyk) or longer, the MPSC is reset (this is called system reset).

As a result of system reset, the transmitter, receiver, and interrupt/DMA functions of the MPSC are disabled, and the TxD pin and general-purpose output pins go high. In this case, because all bits of the control register (CR) are also reset, CR must be set again if a system reset has been executed.

Table 1-1 shows the status of each pin at system reset, in comparison with the pin status at channel reset (CR0: D5, D4, D3 = "0, 1, 1").

The MPSC automatically enters the standby mode at system reset, lowering the power consumption from that in the normal operation mode.



Table 1-1. Pin Status at Reset

5		Pin S	Status
Pin Name	I/O	RESET (system reset)	Channel reset
WR	1	_	-
RD	1	-	-
B/Ā	1	-	-
C/D	1	-	-
D7 to D0	I/O	-	-
ĪNT	0	High impedance	High impedance
ĪNTAK	I	-	-
PRI	1	-	-
PRO	0	Depends on PRI	Depends on PRI
DRQTxA	0	"L"	"L"
DRQRxA	0	"L"	"L"
DTRA/DRQTxB, DTRB/DRQRxB	0	DTR function, "H"	Retains current status
TxDA, TxDB	0	"H"	"H"
RxDA, RxDB	1	_	-
TR×CA, TR×CB	I/O	Input status	Retains current status
XI1A/STRxCA XI1B/STRxCB	I	-	-
XI2A/SYNCA XI2B/SYNCB	I/O	Input status	Retains current status
RTSA, RTSB	0	"H"	"H"
CTSA, CTSB	I	-	-
DCDA, DCDB	I	-	-

-: Undefined

(4) CLK (System Clock) ... Input

This pin inputs the system clock. The input frequency must be five times that of the data transfer rate or higher.

- (5) WR (Write) ... Input
 - This pin inputs a write control signal for control words and transmit data. This pin is active-low.
- (6) RD (Read) ... Input

This pin inputs a read control signal for status and receive data. This pin is active-low.

(7) B/A (Channel B/Channel A) ... Input

This pin inputs a signal to select a channel to be accessed when data is written or read. When this pin is "L", channel A is selected; when it is "H", channel B is selected.

(8) C/D (Control/Data) ... Input

This pin inputs a signal that determines the type of the data on the data bus when the data is written or read.

Table 1-2 shows the selection operations by \overline{WR} , \overline{RD} , $\overline{B/A}$, and $\overline{C/D}$.

Table 1-2. MPSC Control Signals and Operations

\overline{WR}	RD	B/Ā	C/D		Operation			
L	Н	L	L	Channel A	Writes transmit data to Tx buffer			
		Н		Channel B				
Н	L	L	L	Channel A	Reads receive data from Rx buffer			
		Н		Channel B				
L	Н	L	Н	Channel A	Writes control register			
		Н		Channel B				
Н	L	L	Н	Channel A	Reads status register			
		Н		Channel B				
Н	Н	×	×	High-impeda	High-impedance state or INTAK sequence			
L	L	×	×	Setting proh	ibited			

x: Don's Care

(9) D7 through D0 (Data Bus) ... I/O

These pins constitute a three-state 8-bit bidirectional data bus. This data bus is connected to the data bus of the host processor to transfer control words, status, and transmit/receive data.

(10) INT (Interrupt) ... Output (open drain)

This pin outputs an interrupt request signal. If an interrupt occurs in the MPSC, it goes low (active). Because this is an open-drain output pin, it must be pulled up.

(11) INTAK (Interrupt Acknowledge) ... Input

This pin inputs a signal to acknowledge interrupt request signals issued by the MPSC. This pin is active-low. This pin is used when the vector mode (CR2A: D7 = "1") is selected, and must be pulled up to "H" when the non-vector mode (CR2A: D7 = "0") is selected.

(12) PRI (Priority Input) ... Input

This input pin is used for an interrupt generation request signal and for an output control signal for interrupt vectors. In the normal operation mode, this pin provides an interrupt generation control function. During the INTAK sequence, it provides an output control function for interrupt vectors. How this pin is used differs depending on the interrupt mode.

(a) In vector mode (CR2A: D7 = "1")

In the normal operation mode, the \overline{PRI} pin is used to control generation of interrupts. When interrupt vector output mode of Type A-3 or Type B-2 (CR2A: D5, D4, D3 = "0, 1, 0" or "1, 0, 0") is selected, interrupts can be generated regardless of whether the \overline{PRI} pin is "L" or "H".

If any other interrupt vector output mode is selected, the \overline{PRI} pin must be kept "L" to enable generation of interrupts.

During the INTAK sequence, an interrupt vector is output if "L" is input to the PRI pin in any interrupt vector output mode, and output of the interrupt vector is disabled if "H" is input to PRI.

(b) Non-vector mode (CR2A: D7 = "0")

In this mode, the \overline{PRI} pin controls only the generation of interrupts because the INTAK sequence is not used. If an interrupt vector output mode other than Type A-3 and Type B-2 is selected, generation of an interrupt signal is enabled if "L" is input to the \overline{PRI} pin. The interrupt signal is not generated if "H" is input to \overline{PRI} . If an interrupt daisy chain is configured, inputting "L" to this pin indicates that a device having a higher priority does not acknowledge interrupt processing or does not have an interrupt request, and only the MPSC with "L" input to its \overline{PRI} pin can generate an interrupt.

(13) PRO (Priority Output) ... Output

This pin is used when an interrupt daisy chain is configured. This output pin is active-low, and controls generation of interrupts requests from a device with a lower priority. Usually, this pin is used along with the \overline{PRI} pin, and its operation is as follows:

When PRI = "H", PRO = "H"

When PRI = "L", PRO goes "H" if there is an interrupt request, and goes "L" if there is no interrupt request.

(14) DRQTxA (DMA Request TxA) ... Output

This pin outputs a DMA request to a DMA controller. This pin is active-high. It goes "H" if the transmitter of channel A has entered the Tx Buffer Empty status. The condition under which this pin goes "H" differs as follows depending on the setting of the CR1 and D2 bits.

CR1: D2 = "0": The DRQTxA pin goes "H" when the transmitter has entered the Tx Buffer Empty status after the first transmit data has been written. It does not go "H" when the transmitter has entered the Tx Buffer Empty status after reset.

CR1: D2 = "1": The DRQTxA pin goes "H" when the transmitter has entered the Tx Buffer Empty status. This signal is reset when transmit data has been written to channel A.

(15) DRQRxA (DMA Request RxA) ... Output

This pin outputs a DMA request to a DMA controller. This pin is active-high and goes "H" if the receiver of channel A has entered the Rx Character Available status. This signal is reset only when receive data has been read from channel A.

(16) DTRA/DRQTxB (Data Terminal Ready A/DMA Request TxB) ... Output

The function of this pin is changed as follows depending on the setting of CR2A: D1 and D0.

(a) When CR2A: D1, D0 = "0, 0" or "0, 1"

This pin functions as the \overline{DTRA} pin. This pin is a general-purpose output pin and can be used to control a modem, etc. The operation of the \overline{DTRA} pin is as follows:

When CR5A: D7 = "0", \overline{DTRA} = "H" When CR5A: D7 = "1", \overline{DTRA} = "L"

(b) When CR2A: D1, D0 = "1, 0"

This pin functions as the DRQTxB output pin. The function of this pin is the same as the DRQTxA pin, except this pin is used with channel B.

(17) DTRB/DRQRxB (Data Terminal Ready B/DMA Request RxB) ... Output

The function of this pin changes as follows depending on the setting of CR2A: D1 and D0.

- (a) When CR2A: D1, D0 = "0, 0" or "0, 1"

 This pin functions as the DTRB output pin. The function of this pin is the same as the DTRA pin, except this pin is used with channel B.
- (b) When CR2A: D1, D0 = "1, 0"

 This pin functions as the DRQRxB output pin. The function of this pin is the same as the DRQRxA pin, except this pin is used with channel B.

(18) CTSA (Clear to Send A) and CTSB (Clear to Send B) ... Input

This pin is a general-purpose input pin and can be used to control a modem, etc. Changes in the status of this pin affect the latching operation of the E/S bit. When E/S INT is enabled (CR1: D0 = "1"), the E/S interrupt is generated.

If the Auto Enable mode (CR3: D5 = "1") is set, the transmitter can be controlled by using the Tx Enable bit (CR5: D3) and this pin. This is illustrated in Table 1-3.

CTS Pin	Tx Enable Bit	Transmitter Status
L	1	Enabled
Н	1	Disabled
H or L	0	Disabled

Table 1-3. Auto Enable Mode and CTS Pin

(19) DCDA (Data Carrier Detect A) ... Input

DCDB (Data Carrier Detect B) ... Input

These are general-purpose input pins and can be used to control a modem, etc. Changes in the status of this pin affect the latching operation of the E/S bit. When E/S INT is enabled (CR1: D0 = "1"), the E/S interrupt is generated.

If the Auto Enable mode (CR3: D5 = "1") is set, the receiver can be controlled by using the Rx Enable bit (CR3: D0) and this pin. This is illustrated in Table 1-4.

Table 1-4. Auto Enable Mode and DCD Pin

DCD Pin	Rx Enable Bit	Receiver Status
L	1	Enabled
Н	1	Disabled
H or L	0	Disabled

(20) RTSA (Request to Send A) ... Output

RTSB (Request to Send B) ... Output

These are general-purpose output pins and can be used to control a modem, etc. The operations of these pins differ depending on the setting of the operation protocol and the setting of the Auto Enable bit, as shown in Table 1-5.

Table 1-5. Auto Enable Bit and RTS Pin

Function Protocol	Auto Enable Bit	RTS Cont. Bit	RTS Pin Status
Start-stop	0	0	Н
synchronization		1	L
	1	When "0" from beginning	Н
		If set to "1" once and then reset to "0"	If "L" while All Sent ^{Note} = "0", and "H" if All Sent = "1"
		1	L
COP/BOP	Don't Care	0	Н
		1	L

Note SR1: D2

1.2 Pins Related to Transmission/Reception

- (1) TxDA (Transmit Data A) and TxDB (Transmit Data B) ... Output These pins output transmit data.
- (2) RxDA (Receive Data A) and RxDB (Receive Data B) ... Input These pins input receive data.
- (3) XI1A/STRxCA (Crystal Input 1A/Source of Transmit Receive Clock A) ... Input XI1B/STRxCB (Crystal Input 1B/Source of Transmit Receive Clock B) ... Input The functions of these pins change depending on the setting of CR15: D7.
 - (a) When CR15: D7 = "0"

 These pins function as the STRxC pins, and input the transmission and reception clocks, or input source clocks to the internal BRG (Baud Rate Generator) and DPLL (Digital Phase Locked Loop).
 - (b) When CR15: D7 = "1" These pins function as XI1 pins and connect one end of the crystal for transmission/reception clock source oscillation.
- (4) XI2A/SYNCA (Crystal Input 2A/Synchronization A) ... I/O XI2B/SYNCB (Crystal Input 2B/Synchronization B) ... I/O The functions of these pins change depending on the setting of CR15: D7.
 - (a) When CR15: D7 = 0
 These pins function as \$\overline{\text{SYNC}}\$ pins. The functions of the \$\overline{\text{SYNC}}\$ pins differ as shown in Table 1-6, depending on the setting of CR4.
 - (b) When CR15: D7 = "1" These pins function as XI2 pins and connect one end of the crystal for transmission/reception clock source oscillation.

CR4 Operation Synchronization SYNC Pin **Function** Protocol **Detection Mode** Function D7 D6 D5 D4 D3 D2 0 1 The SYNC pins function as general-purpose Start-stop Input synchro-1 input pins. Changes in the status of these pin 0 ("H" \rightarrow "L" or "L" \rightarrow "H") affect the latch nization 1 operation of the Sync/Hunt bit (SR1: D4), and cause the E/S interrupt. COP Internal Output If a SYNC character is detected in the receive 0 0 character, the SYNC pins go "L" for the synchro-0 1 nization duration of 1RxC cycle. External Input 1 0 The SYNC pins input a signal for establishing 0 synchrocharacter synchronization. When these pins nization go "L" from "H", execution exits from the Hunt Phase and character synchronization is established. While SYNC input is "L", 0 1 character synchronization is maintained. Assembling a receive character is started at the rising edge of the receive clock preceding the falling of the SYNC input. **BOP** 0 The SYNC pins do not function. No function 1 ×

Table 1-6. Functions of SYNC Pins and Setting of CR4 (when CR15: D7 = "0")

x: Don't Care

Caution If a pattern in which 1 bit ("0" or "1") is inserted in between the "Sync character assigned to CR7" and "Sync character assigned to CR6" is received while data is being assembled in the Bi-Sync mode, an "L" pulse of about 1 bit may be generated on the SYNC pin. If the Enter Hunt command is issued while this "L" pulse is present, the command is invalid. However, the recieve operation of the MPSC is not affected at all by the reception of this pattern.

- (5) TRxCA (Transmit Receive Clock A) ... I/O
 TRxCB (Transmit Receive Clock B) ... I/O
 - (a) When CR15: D2 = "0"

These pins input the transmit and receive clocks. They are used to supply external transmit and receive clocks.


[Exception] If either CR15: D6, D5 = "0, 1" or D4, D3 = "0, 1", or both are set, the \overline{TRxCA} and \overline{TRxCB} pins function as input pins, even if CR15: D2 = "1".

(b) When CR15: D2 = "1"

These pins function as output pins. The source of the output clock can be selected from a crystal oscillation circuit, BRG, DPLL, or transmit clock, depending on the setting of CR15: D1, D0. Under the conditions explained in [Exception] in (a) above, they unconditionally serve as input pins, and the setting of CR15: D2, D1, D0 is invalid.

. SYSTEM CONFIGURATION EXAMPLE

An example of a system where the μ PD72001-11 is used for a terminal adapter for ISDN is shown below.



3. ELECTRICAL SPECIFICATIONS

(1) μ PD72001-11

Absolute Maximum Ratings (T_A = 25 °C)

Parameter	Symbol	Condition	Ratings	Unit
Supply voltage	V _{DD}		-0.5 to +7.0	V
Input voltage	Vı		-0.5 to V _{DD} + 0.5	V
Output voltage	Vo		-0.5 to V _{DD} + 0.5	V
Operating temperature	TA		-40 to +85	°C
Storage temperature	T _{stg}		-65 to +150	°C

Caution If any of the parameters exceeds the absolute maximum ratings, even momentarily, the quality of the product may be impaired. The absolute maximum ratings are values that may physically damage the product(s). Be sure to use the product(s) within the ratings.

DC Characteristics

 μ PD72001-11 (T_A = -40 to +85 °C, V_{DD} = 5 V \pm 10 %)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
High-level input voltage	VIHC	CLK, STRxC, TRxC	3.3		V _{DD} + 0.5	٧
	Vıн	Other pins	2.2		V _{DD} + 0.5	V
Low-level input voltage	VILC	CLK, STRxC, TRxC	-0.5		+0.6	V
	VIL	Other pins	-0.5		+0.8	٧
High-level output voltage	Vон	Іон = -400 μΑ	0.7 V _{DD}			V
Low-level output voltage	Vol	IoL = 2.0 mA			0.45	V
High-level input leakage current	Ішн	VI = VDD			10	μΑ
Low-level input leakage current	ILIL	V1 = 0 V			-10	μΑ
High-level output leakage current	Ісон	Vo = VDD			10	μΑ
Low-level output leakage current	ILOL	Vo = 0 V			-10	μΑ
Supply current	ldd	At 11 MHz		20	40	mA
		In standby mode ^{Note}			1	mA

Note System clock : 11 MHz
Input pin : Inactive

• High-level input voltage : (VDD - 0.3 V) to (VDD + 0.5 V)

• Low-level input voltage: 0 V to 0.3 V

Output pin : Leave unconnected.



Capacitance (Ta = 25 $^{\circ}$ C, V_{DD} = 0 V)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Input capacitance	Cin	fc = 1 MHz		10	pF
I/O capacitance	Сю	Pins other than test pin: 0 V		20	pF

AC Characteristics

 $\mu\text{PD72001-11}$ (Ta = -40 to +85 °C, V_{DD} = 5 V \pm 10 %)

System interface:

D .		Condition	Rated	Rated Value		
Parameter	Symbol		MIN.	MAX.	Unit	
Clock cycle	t cyk		90	2 000	ns	
Clock high-pulse width	twкн		40	1 000	ns	
Clock low-pulse width	twkl		40	1 000	ns	
Clock rise time	tĸĸ	1.5 V → 3.0 V		10	ns	
Clock fall time	tĸF	3.0 V → 1.5 V		10	ns	
Address setup time (vs. $\overline{RD} \downarrow$)	t sar		0		ns	
Address hold time (vs. RD ↑)	thra		0		ns	
RD pulse width	twrl		120		ns	
Address → data output delay time	t DAD	T _A = -10 to +70 °C		100	ns	
		T _A = -40 to +85 °C		110		
$\overline{\text{RD}} o \text{data output delay time}$	t DRD	T _A = -10 to +70 °C		100	ns	
		T _A = -40 to +85 °C		110		
$\overline{\text{RD}} o \text{data float delay time}$	trrd		10	85	ns	
Address setup time (vs. $\overline{\text{WR}} \downarrow$)	tsaw		0		ns	
Address hold time (vs. $\overline{\text{WR}} \uparrow$)	thwa		0		ns	
WR pulse width	twwL		120		ns	
Data setup time (vs. WR ↑)	tspw	T _A = -10 to +70 °C	100		ns	
		T _A = -40 to +85 °C	90			
Data hold time (vs. WR ↑)	thwa		0		ns	
Recovery time between \overline{RD} and \overline{WR}	t RV		140		ns	



Serial control:

Parameter			0 1111	Rated	Value	Unit
		Symbol	Condition	MIN.	MAX.	
Transmit/receive data cycl	е	tcyp		5		t cyk
STRxC, TRxC input clock	cycle	tcyc		90		ns
STRxC, TRxC input	High	twcн		40		ns
clock pulse width	Low	twcL	T _A = −10 to +70 °C	40		ns
			T _A = -40 to +85 °C	45		
$\overline{STRxC}, \overline{TRxC} \downarrow \to TxD det$	lay time	tdtctd1	×1 mode, COP, BOP		100	ns
		tdtctd2	×16, 32, 64 mode		300	ns
$\overline{TRxC}\downarrow \to TxD$ delay time		t ртстрз	TRxC is output	0	100	ns
RxD setup time (vs. STRx0	C, TRxC ↑)	tsrdrc	When DPLL is not used	0		ns
RxD hold time (vs. STRxC	, TRxC ↑)	thrcrd	When DPLL is not used	120		ns
$RxD \rightarrow TxD$ delay time		tDRDTD1	ECHO BACK mode		100	ns
		tDRDTD2	Without SDLC Loop delay		100	ns
$TxD \rightarrow \overline{INT}$ delay time		t DTDIQ	Tx INT mode	4	6	t cyk
$TxD \to DRQTx$ delay time		t dtddq	Tx DMA mode	4	6	t cyk
$\overline{RxC}\uparrow^{Note}\to\overline{INT}$ delay time		torcia	Rx INT mode	7	11	t cyk
$\overline{\overline{RxC}} \uparrow Note \to DRQRx$ delay time		torcoq	Rx DMA mode	7	11	t cyk
$\overline{RD} \downarrow \to DRQRx \downarrow delay time$		torda			120	ns
$\overline{ m WR} \downarrow ightarrow m DRQTx \downarrow delay ti$	me	towdq			120	ns

Note Of \overline{STRxC} and \overline{TRxC} , the one used as the receive clock.

Interrupt control:

		0 100	Rated		
Parameter	Symbol	Condition	MIN.	MAX.	Unit
INTAK low-pulse width	twial		120		ns
INTAK high-pulse width	twiah		120		ns
$\overline{PRI} o \overline{PRO}$ delay time	t DPIPO			50	ns
$\overline{INT}\downarrow \to \overline{PRO}\uparrow delay\;time$	t DIQPO		-20	+50	ns
2nd $\overline{INTAK} \downarrow \to \overline{INT} \uparrow delay time$	t diaiq	INT output level = 0.8 V ^{Note}		120	ns
		INT output level = 2.2 V ^{Note}		300	ns
SR2B read $\overline{\text{RD}} \downarrow \rightarrow \overline{\text{INT}} \uparrow \text{delay time}$	t DRDIQ	INT output level = 0.8 V ^{Note}		150	ns
		INT output level = 2.2 V ^{Note}		300	ns
PRI setup time (vs. INTAK ↓)	t SPIIA1	When vector output is enabled	0		ns
PRI hold time (vs. INTAK ↑)	t HIAPI1		20		ns
\overline{PRI} setup time (vs. $\overline{INTAK} \downarrow$)	tspiia2	When vector output is disabled	20		ns
PRI hold time (vs. INTAK ↑)	t HIAPI2		20		ns
INTAK → data output delay time	t DIAD			120	ns
$\overline{INTAK} o data$ float delay time	t FIAD		10	85	ns

Note Measured value with 2-k Ω pull-up resistor and 100-pF load capacitance connected



Modem control:

Devemates		Cymhal	O a salititi a s	Rated	l lait	
Parameter		Symbol	Condition	MIN. MAX.		Unit
CTS, DCD, SYNC pulse	High	twмн		2		t cyk
width	Low	twmL		2		t cyk
$\overline{\text{CTS}}, \overline{\text{DCD}}, \overline{\text{SYNC}} \to \overline{\text{INT}}$	delay time	tdмiQ			2	t cyk
$\overline{\operatorname{STRxC}}, \overline{\operatorname{TRxC}} \uparrow \to \overline{\operatorname{SYNC}}$	setup time	Tssyrc	COP external synchronization	0	2	t cyk

Communication control:

_			Rated	l Value	Linit
Parameter	Symbol	Condition	MIN.	MAX.	Unit
Transmit enable command	t _{DTETD1}	ASYNC, COP		3	tcyc
$(\overline{WR}\ \uparrow,\ \overline{CTS}\ \downarrow) \to TxD\ delay\ time$	tdtetd2	ВОР	4	7	tcyc
Receive enable command $(\overline{DCD} \downarrow)$ setup time (vs. start bit, $\overline{STRxC} \uparrow$, $\overline{TRxC} \uparrow$ of sync character)	tsrerc		1		tcyc
Receive enable command (DCD ↓)	thrcre1	ASYNC	7		t cyk
hold time (vs. STRxC ↑, TRxC ↑) ^{Note}	tHRCRE2	COP	20tcyc + 8tcyк		
	thrcre3	ВОР	3tсус + 8tсук		
Receive clock (STRxC, TRxC)Note	thrdrc1	ASYNC	1		Bit
hold time (vs. stop bit, MSB of CRC,	thrdrc2	СОР	22		tcyc
MSB of end flag)	thrdrc3	ВОР	5		t cyc
Receive clock (STRxC, TRxC)Note	tsrcrd1	ASYNC	1		Bit
setup time (vs. start bit, sync character)	tsrcrd2	COP, BOP	1		tcyc

Note Of \overline{STRxC} and \overline{TRxC} , the one used as the receive clock.

Crystal oscillation and reset


Damanatan	Courada a l	0 - 1111 -	Rated	11.2	
Parameter	Symbol	Condition	MIN.	MAX.	Unit
XI1 input cycle time	tcyx		90	2000	ns
RESET pulse width	twrsl		2		t cyk

Caution The system clock cycle in all modes must be five times that of the data rate.


AC Test Input/Output Waveform (except clock)



AC Test Clock Input Waveform



Load Condition



Caution If the load capacitance exceeds 100 pF due to the configuration of the circuit, keep the load capacitance of this device to within 100 pF by inserting a buffer or by some other means.

Remark DUT: Tested device



(2) μ**PD72001-A8**

Absolute Maximum Ratings (TA = 25 °C)

Parameter	Symbol	Condition	Ratings	Unit
Supply voltage	V _{DD}		-0.5 to +7.0	٧
Input voltage	Vı		-0.5 to V _{DD} + 0.5	٧
Output voltage	Vo		-0.5 to V _{DD} + 0.5	٧
Operating temperature	TA		-40 to +85	°C
Storage temperature	T _{stg}		-0 to +150	°C

Caution If any of the parameters exceeds the absolute maximum ratings, even momentarily, the quality of the product may be impaired. The absolute maximum ratings are values that may physically damage the product(s). Be sure to use the product(s) within the ratings.

DC Characteristics (T_A = -40 to +85 $^{\circ}$ C, V_{DD} = 3.3 V \pm 0.3 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
High-level input voltage	VIHC	CLK, STRxC, TRxC	0.8 V _{DD}		V _{DD} + 0.5	V
	Vıн	Other pins	1.8		V _{DD} + 0.5	V
Low-level input voltage	VILC	CLK, STRxC, TRxC	-0.5		0.15 V _{DD}	V
	VIL	Other pins	-0.5		+0.6	V
High-level output voltage	Vон	Іон = -400 μΑ	2.2			V
Low-level output voltage	Vol	IoL = 2.0 mA			0.5	V
High-level input leakage current	Ішн	VI = VDD			10	μΑ
Low-level input leakage current	ILIL	V1 = 0 V			-10	μΑ
High-level output leakage current	Ісон	Vo = VDD			10	μΑ
Low-level output leakage current	ILOL	Vo = 0 V			-10	μΑ
Supply current	loo	At 8 MHz		5	20	mA
		In standby mode ^{Note}			1	mA

Note System clock : 8 MHz ($T_A = -10 \text{ to } +70 \text{ °C}$)/7.14 MHz ($T_A = -40 \text{ to } +85 \text{ °C}$)

Input pin : Inactive

• High-level input voltage : (VDD - 0.3 V) to (VDD + 0.5 V)

• Low-level input voltage: 0 V to 0.3 V

Output pin : Leave unconnected.

Capacitance (T_A = 25 $^{\circ}$ C, V_{DD} = 0 V)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Input capacitance	Cin	fc = 1 MHz		10	pF
I/O capacitance	Сю	Pins other than test pin: 0 V		20	pF



AC Characteristics (Ta = -40 to +85 $^{\circ}\text{C}, \, \text{V}_{\text{DD}}$ = 3.3 V \pm 0.3 V)

★ System interface:

	•	0 1111	Rated	l Value	
Parameter	Symbol	Condition	MIN.	MAX.	Unit
Clock cycle	t cyk	T _A = -10 to +70 °C	125	2000	ns
		T _A = -40 to +85 °C	140	2000	ns
Clock high-pulse width	twкн		50	1000	ns
Clock low-pulse width	twkl		50	1000	ns
Clock rise time	t kr	1.5 V → 2.2 V		10	ns
Clock fall time	t ĸF	2.2 V → 1.5 V		10	ns
Address setup time (vs. $\overline{RD} \downarrow$)	t sar	T _A = -10 to +70 °C	0		ns
		T _A = -40 to +85 °C	5		
Address hold time (vs. RD ↑)	thra	T _A = -10 to +70 °C	0		ns
		T _A = -40 to +85 °C	5		
RD pulse width	twrl	T _A = -10 to +70 °C	150		ns
		T _A = -40 to +85 °C	155		
Address → data output delay time	t DAD	T _A = -10 to +70 °C		120	ns
		T _A = -40 to +85 °C		125	
$\overline{\text{RD}} o \text{data output delay time}$	t DRD	T _A = -10 to +70 °C		120	ns
		T _A = -40 to +85 °C		125	
$\overline{\text{RD}} o \text{data float delay time}$	t FRD		10	120	ns
Address setup time (vs. $\overline{\text{WR}}\downarrow$)	tsaw		0		ns
Address hold time (vs. WR ↑)	thwa	T _A = -10 to +70 °C	0		ns
		T _A = -40 to +85 °C	5		
WR pulse width	twwL	T _A = -10 to +70 °C	150		ns
		T _A = -40 to +85 °C	155		
Data setup time (vs. WR ↑)	tsow	T _A = -10 to +70 °C	120		ns
		T _A = -40 to +85 °C	125		
Data hold time (vs. WR ↑)	thwp	T _A = -10 to +70 °C	0		ns
		T _A = -40 to +85 °C	5		
Recovery time between RD and WR	t RV	T _A = -10 to +70 °C	180		ns
		T _A = -40 to +85 °C	190		



Serial control:

	Damadan	0	0.0		Rated	Value	Linit
	Parameter	Symbol	Condition		MIN.	MAX.	Unit
	Transmit/receive data cycle	tcyp			5		t cyk
*	STRxC, TRxC input clock cycle	tcyc	T _A = -10 to +70 °C		125	DC	ns
			$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$		140	DC	ns
*	STRxC, TRxC input	twcн	High level	$T_A = -10 \text{ to } +70 ^{\circ}\text{C}$	50	DC	ns
	clock pulse width			$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$	55	DC	ns
		twcL	Low level	T _A = -10 to +70 °C	60	DC	ns
				$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$	65	DC	ns
	$\overline{\text{STR}_{x}\text{C}}$, $\overline{\text{TR}_{x}\text{C}}{\downarrow} \rightarrow \text{delay time}$	tdtctd1	×1 mode, COP,	$T_A = -10 \text{ to } +70 ^{\circ}\text{C}$		140	ns
			ВОР	$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$		145	ns
		tdtctd2	×16, 32, 64 mode	T _A = -10 to +70 °C		300	ns
				$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$		305	ns
*	$\overline{TRxC}{\downarrow} \to TxD$ delay time	t DTCTD3	TRxC is output		0	100	ns
*	RxD setup time (vs. STRxC, TRxC ↑)	tsrdrc	When DPLL is	$T_A = -10 \text{ to } +70 ^{\circ}\text{C}$	0		ns
			not used	$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$	5		ns
*	RxD hold time (vs. \overline{STRxC} , \overline{TRxC} 1)	thrcrd	When DPLL is	$T_A = -10 \text{ to } +70 ^{\circ}\text{C}$	140		ns
			not used	$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$	145		ns
	$RxD \rightarrow TxD$ delay time	tdrdtd1	ECHO BACK mode			100	ns
		tdrdtd2	Without SDLC Loop	delay		100	ns
	$TxD \rightarrow \overline{INT}$ delay time	t dtdiq	Tx INT mode		4	6	t cyk
	$TxD \rightarrow DRQTx$ delay time	t DTDDQ	Tx DMA mode		4	6	t cyk
	$\overline{\text{RxC}} \uparrow ^{\text{Note}} ightarrow \overline{\text{INT}}$ delay time	t DRCIQ	Rx INT mode		7	11	tсүк
	$\overline{\text{RxC}} \uparrow ^{\text{Note}} \rightarrow \text{DRQRx}$ delay time	t DRCDQ	Rx DMA mode		7	11	tсүк
	$\overline{RD} \downarrow \to DRQRx \downarrow delay \; time$	t DRDQ				140	ns
	$\overline{WR} \downarrow \to DRQTx \downarrow delay \; time$	towdq				140	ns

Note Of $\overline{\text{STRxC}}$ and $\overline{\text{TRxC}}$, the one used as the receive clock.

Interrupt control:

D	0 1 1		p.	Rateo	l Value	Unit
Parameter	Symbol	Co	ondition	MIN.	MAX.	
INTAK low-pulse width	twial			150		ns
INTAK high-pulse width	twiah			150		ns
$\overline{PRI} o \overline{PRO}$ delay time	t DPIPO				50	ns
$\overline{INT}{\downarrow} o \overline{PRO} \uparrow delay time$	t DIQPO			-20	+50	ns
2nd $\overline{INTAK} \downarrow \to \overline{INT} \uparrow delay$ time	t diaiq	INT output level = 0	0.8 V ^{Note}		120	ns
		INT output level = 1	.8 V ^{Note}		300	ns
SR2B read $\overline{\text{RD}}\downarrow\rightarrow\overline{\text{INT}}\uparrow$ delay time	t DRDIQ	INT output level	T _A = −10 to +70 °C		170	ns
		= 0.8 VNote	T _A = -40 to +85 °C		180	ns
		INT output level = 1	.8 V ^{Note}		350	ns
\overline{PRI} setup time (vs. $\overline{INTAK} \downarrow$)	t SPIIA1	When vector output	is enabled	0		ns
PRI hold time (vs. INTAK ↑)	t HIAPI1			20		ns
PRI setup time (vs. INTAK ↓)	tspiia2	When vector output		20		ns
PRI hold time (vs. INTAK ↑)	t HIAPI2	is disabled	T _A = -10 to +70 °C	20		ns
			T _A = -40 to +85 °C	25		ns
$\overline{INTAK} o data$ output delay time	t DIAD				120	ns
$\overline{\text{INTAK}} ightarrow \text{data float delay time}$	t FIAD			10	130	ns

Note Measured value with 2-k Ω pull-up resistor and 100-pF load capacitance connected

Modem control:

Devenuetos		O control	Condition	Rated	11-2	
Parameter		Symbol	Condition	MIN. MAX.		Unit
CTS, DCD, SYNC	High	twмн		2		t cyk
pulse width	Low	twmL		2		t cyk
$\overline{\text{CTS}}, \overline{\text{DCD}}, \overline{\text{SYNC}} \to \overline{\text{INT}}$	delay time	tdмiQ			2	t cyk
$\overline{STR xC}, \overline{TR xC} \uparrow \to \overline{SYNC}$	setup time	tssyrc	COP external synchronization	0	2	t cyk

*

_



Communication control:

		2 111	Rated	Value	- Unit
Parameter	Symbol	Condition	MIN.	MAX.	
Transmit enable command (WR ↑,	t DTETD1	ASYNC, COP		3	tcyc
$\overline{CTS}\ \downarrow) o TxD$ delay time	tdtetd2	ВОР	4	7	t cyc
Receive enable command $(\overline{DCD} \downarrow)$ setup time (vs. start bit, $\overline{STRxC} \uparrow$, $\overline{TRxC} \uparrow$ of sync character) ^{Note}	tsrerc		1		tcyc
Receive enable command (DCD ↓)	thrcre1	ASYNC	7		t cyk
hold time (vs. STRxC ↑, TRxC ↑)Note	tHRCRE2	СОР	20 tcyc + 8tcyк		
	thrcre3	BOP	3tсус + 8tсук		
Receive clock (STRxC, TRxC)Note	thrdrc1	ASYNC	1		Bit
hold time (vs. start bit, MSB of CRC,	thrdrc2	СОР	22		tcyc
MSB of end flag)	thrdrc3	ВОР	5		t cyc
Receive clock (STRxC, TRxC)Note	tsrcrd1	ASYNC	1		Bit
setup time (vs. start bit, sync character)	tsrcrd2	COP, BOP	1		tcyc


Note Of $\overline{\text{STRxC}}$ and $\overline{\text{TRxC}}$, the one used as the receive clock.

Crystal oscillation and reset:


		Condition	Rated		
Parameter	Symbol	Condition	MIN.	MAX.	Unit
XI1 input cycle time	tcyx	T _A = −10 to +70 °C	125	1000	ns
		T _A = -40 to +85 °C	140	1000	
RESET pulse width	twrsl		2		t cyk

Caution The system clock cycle in all modes must be five times that of the data rate.


AC Test Input Waveform (except clock)



AC Test Clock Input Waveform



Load Condition




Caution If the load capacitance exceeds 100 pF due to the configuration of the circuit, keep the load capacitance of this device to within 100 pF by inserting a buffer or by any other means.


Remark DUT: Tested device




Clock Timing




Read Cycle Timing




Write Cycle Timing




Read/Write Cycle Timing (except transfer of transmit/receive data)



Transmit Cycle Timing




Receive Cycle Timing






Transmitter Enable Timing




Receiver Enable Timing




Note LSB of the first receive data (SYNC, flag)

Receive Clock Setting Timing

a. In ASYNC mode




b. In COP/BOP mode




Note LSB of sync pattern (SYNC, flag)

DCD Timing, Receive Clock Hold Timing

a. In ASYNC mode




b. COP/BOP mode




Note This bit is the MSB of BCS in the COP mode and MSB of the end flag in the BOP mode.

In ECHO BACK Mode and LOOP Mode







DMA Cycle Timing




PRO Output Timing




INTAK Cycle Timing



E/S Timing




SYNC Input Timing (external synchronization mode)




Note SYNCA/B input must be cleared to "0" at the rising edge of RxC two clock cycles after the last bit of the SYNC character.

XI1 Input Timing




RESET Pulse



4. PACKAGE

40PIN PLASTIC DIP (600 mil)




NOTES


- 1) Each lead centerline is located within 0.25 mm (0.01 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
Α	53.34 MAX.	2.100 MAX.
В	2.54 MAX.	0.100 MAX.
С	2.54 (T.P.)	0.100 (T.P.)
D	0.50±0.10	$0.020^{+0.004}_{-0.005}$
F	1.2 MIN.	0.047 MIN.
G	3.6±0.3	0.142±0.012
Н	0.51 MIN.	0.020 MIN.
T	4.31 MAX.	0.170 MAX.
J	5.72 MAX.	0.226 MAX.
K	15.24 (T.P.)	0.600 (T.P.)
L	13.2	0.520
М	0.25 ^{+0.10} -0.05	$0.010^{+0.004}_{-0.003}$
N	0.25	0.01
R	0~15°	0~15°


P40C-100-600A-1

44 PIN PLASTIC QFP (□10)





detail of lead end




NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

P44G-80-22-2

ITEM	MILLIMETERS	INCHES
А	13.6±0.4	0.535 ^{+0.017} _{-0.016}
В	10.0±0.2	$0.394^{+0.008}_{-0.009}$
С	10.0±0.2	0.394+0.008
D	13.6±0.4	0.535 ^{+0.017} _{-0.016}
F	1.0	0.039
G	1.0	0.039
Н	0.35±0.10	$0.014^{+0.004}_{-0.005}$
I	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	1.8±0.2	$0.071^{+0.008}_{-0.009}$
L	1.0±0.2	$0.039^{+0.009}_{-0.008}$
М	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.003}$
N	0.15	0.006
Р	1.45±0.1	$0.057^{+0.005}_{-0.004}$
Q	0.05±0.05	0.002±0.002
S	1.65 MAX.	0.065 MAX.

52 PIN PLASTIC QFP (□14)




NOTE

Each lead centerline is located within 0.20 mm (0.008 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
IIEIVI	WILLIMETERS	IIVONES
А	17.6±0.4	0.693±0.016
В	14.0±0.2	0.551+0.009
С	14.0±0.2	0.551+0.009
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	1.0	0.039
Н	0.40±0.10	0.016+0.004
1	0.20	0.008
J	1.0 (T.P.)	0.039 (T.P.)
K	1.8±0.2	0.071+0.008
L	0.8±0.2	0.031+0.009
М	0.15+0.10	0.006+0.004
N	0.10	0.004
Р	2.7	0.106
Q	0.1±0.1	0.004±0.004
S	3.0 MAX.	0.119 MAX.

52 PIN PLASTIC QFJ (□750 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P52L-50A1-2

ITEM	MILLIMETERS	INCHES
А	20.1±0.2	0.791+0.009
В	19.12	0.753
С	19.12	0.753
D	20.1±0.2	0.791+0.009
Е	1.94±0.15	0.076+0.007
F	0.6	0.024
G	4.4±0.2	0.173+0.009
Н	2.8±0.2	0.110+0.009
- 1	0.9 MIN.	0.035 MIN.
J	3.4	0.134
K	1.27 (T.P.)	0.050 (T.P.)
М	0.40±0.10	0.016+0.004
N	0.12	0.005
Р	18.04±0.20	0.710+0.009
Q	0.15	0.006
Т	R 0.8	R 0.031
U	$0.20^{+0.10}_{-0.05}$	0.008+0.004



5. RECOMMENDED SOLDERING CONDITIONS

It is recommended to solder this product under the following conditions.

For details on the recommended soldering conditions, refer to Information Document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended, consult NEC.

Surface mount type

• μ PD72001G-11-22 : 44-pin plastic QFP (10 × 10 mm) μ PD72001G-A8-22 : 44-pin plastic QFP (10 × 10 mm)

Soldering Method	Soldering Condition	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235 °C, Time: 30 seconds MAX. (210 °C MIN.), Number of times: 2 MAX., Number of days: 7 ^{Note} (After that, prebaking for 10 hours at 125 °C is necessary.) <precaution> Products other than in heat-resistance trays (such as those packaged in a magazine, taping, or non-heat-resistance tray) cannot be baked while they are in their package.</precaution>	IR35-107-2
VPS	Package peak temperature: 215 °C, Time: 40 seconds MAX. (200 °C MIN.), Number of times: 2 MAX., Number of days: 7 ^{Note} (After that, prebaking for 10 hours at 125 °C is necessary.) <precaution> Products other than in heat-resistance trays (such as those packaged in a magazine, taping, or non-heat-resistance tray) cannot be baked while they are in their package.</precaution>	VP15-107-2
Wave soldering	Solder bath temperature: 260 °C MAX., Time: 10 seconds MAX., Number of times: 1, Preheating temperature: 120 °C MAX. (package surface temperature), Number of days: 7 ^{Note} (After that, prebaking for 10 hours at 125 °C is necessary.) <precaution> Products other than in heat-resistance trays (such as those packaged in a magazine, taping, or non-heat-resistance tray) cannot be baked while they are in their package.</precaution>	WS60-107-1
Partial heating	Pin temperature: 300 °C MAX., Time: 3 seconds MAX. (per side of device)	_

Note The number of days the product can be stored at 25 $^{\circ}$ C, 65 $^{\circ}$ C RH MAX. after the dry pack has been opened.

Caution Do not use two or more soldering methods in combination (except partial heating).

• μ PD72001GC-11-3B6: 52-pin plastic QFP (14 × 14 mm) μ PD72001GC-A8-3B6: 52-pin plastic QFP (14 × 14 mm)

Soldering Method	Soldering Condition	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235 °C, Time: 30 seconds MAX. (210 °C MIN.), Number of times: 3 MAX.	IR35-00-3
VPS	Package peak temperature: 215 °C, Time: 40 seconds MAX. (200 °C MIN.), Number of times: 3 MAX.	VP15-00-3
Wave soldering	Solder bath temperature: 260 °C MAX., Time: 10 seconds MAX., Number of times: 1 Preheating temperature: 120 °C MAX. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300 °C MAX., Time: 3 seconds MAX. (per side of device)	_

Caution Do not use two or more soldering methods in combination (except partial heating).

• μ PD72001L-11: 52-pin plastic QFJ (750 \times 750 mil)

Soldering Method	Soldering Condition	Recommended Condition Symbol
VPS	Package peak temperature: 215 °C, Time: 40 seconds MAX. (200 °C MIN.), Number of times: 1	VP15-00-1
Partial heating	Pin temperature: 300 °C MAX., Time: 3 seconds MAX. (per side of device)	_

Through-hole type

• μ PD72001C-11 : 40-pin plastic DIP (600 mil) μ PD72001C-A8: 40-pin plastic DIP (600 mil)

Soldering Method	Soldering Condition
Wave soldering (pins only)	Solder bath temperature: 260 °C MAX., Time: 10 seconds MAX.
Partial heating	Pin temperature: 300 °C MAX., Time: 3 seconds MAX. (per pin)

Caution When soldering this product using of wave soldering, exercise care that the solder does not come in direct contact with the package.

[MEMO]

NOTES FOR CMOS DEVICES -

(1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

The export of these products from Japan is regulated by the Japanese government. The export of some or all of these products may be prohibited without governmental license. To export or re-export some or all of these products from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

License not needed : μ PD72001-A8 License needed : μ PD72001-11

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.